

Figure 1 PRIOR ART




Figure 2

Prior Art




Figure 3A *Prior ART*




Figure 4 PRIOR ART




Figure 5




Figure 6




Figure 7A




Figure 7B




Figure 8A




Figure 8B




Figure 8C




Figure 8D




Figure 9A




Figure 9B




Figure 10A




Figure 10B




Figure 11A




Figure 11B




FIG. 12A

Figure 12A




Figure 12B




Figure 13A




Figure 13B




Figure 14A




Figure 14B




Figure 15B




Figure 15A




FIG. 16A is a schematic diagram of a photonic integrated circuit (PIC) 160. The PIC 160 includes a waveguide (WG) 161, a mode converter (MC) 162, and a photonic array (PA) 163. The mode converter 162 is configured to convert an input signal from a single mode to a multi-mode signal. The photonic array 163 is configured to receive the multi-mode signal and output a single mode signal. The PIC 160 is configured to receive an input signal from a waveguide (WG) 161 and output a single mode signal to a waveguide (WG) 161.

Figure 16A

Figure 16B





Figure 17A




Figure 17B




Figure 18A




FIG. 18B




Fig. 18C




Figure 19A




FIG. 19B




FIG. 19C




FIG. 19D is a schematic diagram of a system 190 including three processing units 191, 193, and 195. Each unit contains a grid of processing elements (PEs) and is connected to a common bus 197. The units are labeled PA1, PA2, PA3, and PA4. The diagram shows the internal structure of each unit, including a grid of PEs and control logic.




Figure 20A




Figure 20B




Figure 21A




Figure 21B




Figure 22A




Fig. 22B





Fig. 22C






FIG. 23A




FIG. 23B

Figure 24A





FIG. 24B

FIG. 24C

Figure 24D




Figure 24E




Figure 24F

161




Figure 24G

241




Figure 25A




Figure 25B




Figure 25D




Figure 25C




Figure 25E




Figure 26




Figure 27




Figure 28




Figure 29




Figure 30




Figure 31A




Figure 31B




Figure 31C




Figure 31D




Figure 31F




Figure 31H




Figure 31E




Figure 31G




Figure 31J




Figure 31L




Figure 31K




Figure 31I




Figure 31 M Figure 31 N





Figure 31 O






Figure 32A




Test Steps 1 & 9

Figure 32B



Test Steps 2 & 10

Figure 32C



Test Steps 3 & 11

Figure 32D



Test Steps
4 & 12

Figure 32E



Test Steps
5 & 13

Figure 32F




Test Steps
6 & 14

Figure 32G



Test Steps

Figure 32H



Test Step 8